index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Application-specific VLSI designs Reverse engineering Intrusion detection Fault injection 3G mobile communication Signal processing algorithms GSM Side-channel analysis Costs Side-Channel Analysis SCA Process variation Dual-rail with Precharge Logic DPL Computational modeling Training Power demand Receivers Energy consumption Field Programmable Gates Array FPGA Defect modeling Differential power analysis DPA ASIC Tunneling magnetoresistance SoC Writing Formal proof Authentication Switches SCA Side-Channel Attacks CRT Filtering Countermeasure Countermeasures Sécurité Loop PUF Side-channel attack STT-MRAM DRAM Fault injection attack AES Randomness Field programmable gate arrays Dynamic range Magnetic tunneling CPA Transistors Machine learning Security and privacy Aging Formal methods Hardware Elliptic curve cryptography Temperature sensors Coq FDSOI Hardware security Masking Power-constant logic Asynchronous Security services Voltage Circuit faults Internet of Things Image processing Linearity Masking countermeasure MRAM Confusion coefficient Magnetic tunnel junction Differential Power Analysis DPA Routing Mutual Information Analysis MIA Logic gates RSA Sensors Lightweight cryptography Convolution Simulation Information leakage Neural networks Side-Channel Analysis FPGA Resistance Cryptography Side-channel attacks Electromagnetic Side-channel attacks SCA PUF Variance-based Power Attack VPA Reverse-engineering Security Robustness TRNG Random access memory Steadiness Protocols Spin transfer torque OCaml Estimation Reliability

 

Documents avec texte intégral

213

Références bibliographiques

428

Open access

39 %

Collaborations