index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

STT-MRAM 3G mobile communication Security services GSM Countermeasure Resistance Dynamic range Field programmable gate arrays Dual-rail with Precharge Logic DPL Formal proof OCaml Power demand Process variation Authentication ASIC Magnetic tunnel junction Side-channel attacks DRAM SoC Circuit faults Temperature sensors Masking countermeasure Training Aging Reliability Electromagnetic CPA Security Application-specific VLSI designs Neural networks Randomness TRNG Intrusion detection Lightweight cryptography Reverse engineering Asynchronous Receivers Loop PUF PUF Hardware security Countermeasures Protocols Linearity Reverse-engineering Writing Convolution Side-Channel Analysis SCA Image processing Routing Fault injection attack Sensors Security and privacy Logic gates Information leakage SCA Masking Spin transfer torque Side-Channel Attacks Fault injection Coq CRT Memory Controller Robustness Confusion coefficient Mutual Information Analysis MIA Signal processing algorithms Switches Side-channel attacks SCA Hardware Fault attacks RSA Defect modeling Differential Power Analysis DPA Formal methods Random access memory Power-constant logic Gem5 Estimation FDSOI FPGA Elliptic curve cryptography Voltage Internet of Things MRAM Magnetic tunneling Cryptography Costs Simulation EMFI Field Programmable Gates Array FPGA Side-Channel Analysis Computational modeling Machine learning Side-channel analysis Differential power analysis DPA Transistors Energy consumption Side-channel attack Filtering AES

 

Documents avec texte intégral

217

Références bibliographiques

433

Open access

42 %

Collaborations